Поиск по каталогу |
(строгое соответствие)
|
- Профессиональная
- Научно-популярная
- Художественная
- Публицистика
- Детская
- Искусство
- Хобби, семья, дом
- Спорт
- Путеводители
- Блокноты, тетради, открытки
Effect of Underlap On Device Performance of GaN Based DG-MOSFET.
В наличии
Местонахождение: Алматы | Состояние экземпляра: новый |
Бумажная
версия
версия
Автор: Md. Rokib Hasan,Saud Al Faisal and Marwan Hossain
ISBN: 9783659920134
Год издания: 2016
Формат книги: 60×90/16 (145×215 мм)
Количество страниц: 68
Издательство: LAP LAMBERT Academic Publishing
Цена: 21556 тг
Положить в корзину
Позиции в рубрикаторе
Сферы деятельности:Код товара: 161257
Способы доставки в город Алматы * комплектация (срок до отгрузки) не более 2 рабочих дней |
Самовывоз из города Алматы (пункты самовывоза партнёра CDEK) |
Курьерская доставка CDEK из города Москва |
Доставка Почтой России из города Москва |
Аннотация: GaN based double gate (DG) metal oxide semiconductor field effect transistors (MOSFETs) with a gate length of 10 nm have been designed for the next generation logic applications. The sub-threshold slope (SS) and drain induced barrier lowering (DIBL) are 66.5 mV/decade and 30 mV/V, respectively. The length of gate underlap is varied from 1 to 4 nm. The underlap architectures exhibit better performance due to reduced capacitive coupling between the contacts (S-G and G-D) which minimize the short channel effects. To improve the figure of merits of the proposed device, source to gate (S-G) and gate to drain (G-D) distances are varied which is mentioned as underlap. The lengths are maintained equal for both sides of the gate.The length of gate underlap is varied from 1 to 4 nm. The underlap architectures exhibit better performance due to reduced capacitive coupling between the contacts (S-G and G-D) which minimize the short channel effects. Therefore, the proposed GaN based DG MOSFETs shows excellent promise as one of the candidates to substitute currently used MOSFETs for future high speed applications.
Ключевые слова: DG-MOSFET, GaN, Silvaco, NEGF, drain-induced barrier lowering (DIBL), gate underlap, sub threshold slope (SS)